

1553 TEST SYSTEM


^ DATASHEET

PAVELSIS



Overview

The 1553 test system is used to test systems using the MIL-STD-1553 communication protocol. The test system consists of a test card and a test program. The FPGA on the test card is programmed with 1553 IP Core, which is developed in-house. The relevant units are tested by selecting the appropriate operating mode (BC, RT, or BM) and scenario files via the test program. The test system tests these units by sending the user data it receives over the Ethernet interface to the units on the 1553 bus. There are four modules in the 1553 test system. Each module can be programmed as a bus controller, remote terminal, or bus monitor.



Key Features

- Four modules can work at the same time as bus controller, remote terminal or bus monitor
- Configurable IP, MAC, gateway and subnet address
- Save simulation data in .pcap and .txt formats
- Manual error can be added to measure fault performance
- Different transmission modes in BC mode : continuous, single or N-times
- Scenarios can be made active/passive during simulation run
- Data to be sent in response Tx commands can be updated during simulation run
- Up to 16 remote terminals can be simulated and each remote terminal can define up to 30 sub address
- Remote terminals and sub address can be made active/passive during simulation run
- Re-transmission of erroneous messages over same or alternate bus in BC mode
- Aperiodic message insertion

Use Case

- Acting as MIL-STD-1553 Terminals
- System Integration Laboratory
- 1553 Test Equipment

1553 TEST SYSTEM



DATASHEET



Specifications

Interfaces

- 8 x 1553 Connector (BJ-79)
- 5 x Information LED Indicator
- 1 x Error LED Indicator
- RJ-45 Ethernet Connector
- On / off switch

Electrical and Mechanical

- Power: 12 VDC
- Weight: 600g
- Dimension (L x W x H) (mm): 200 x 108 x 32

Current Status

TRL 9/9 

